Search Results - geonhee+cho

1 Results

Sort By:

FPGA-Based Architecture for Quantum LDPC Error Correction

Description: This technology introduces a hardware-accelerated, distributed Quantum Low-Density Parity-Check (LDPC) decoder implemented on FPGA, designed to optimize the Union–Find decoding algorithm for scalable, high-throughput quantum error correction. By leveraging multiple BRAM banks to eliminate read/write contention and using a pipelined...

Published: 3/18/2026 | Updated: 3/10/2026 | Inventor(s): Geonhee Cho

Keywords(s): Error Correction, Quantum Computing Hardware, Semiconductors

Category(s): Semiconductors, Data/AI